Abstract-In dynamically reconfigurable processors, different contexts as well as different data paths within one context usually vary in their execution time. Voltage scaling offers the ability to utilize this variation to reduce power consumption. In this paper, we propose a dual-VDD dynamically reconfigurable processor architecture which utilizes the varying execution time to reduce dynamic power consumption without adapting the clock frequency. Gate-level simulations reveal that the proposed dual-VDD architecture reduces the power consumption of a processing element up to 22.1 % and the total power consumption up to 10.5% compared to a single voltage architecture instance.
I. INTRODUCTION
Power consumption in standard CMOS circuits can be attributed to switching power, leakage power, and short circuit power. Switching power is expressed as: p = aCLVADfOP (1) where a is the activity factor, CL is the load capacitance, VDD is the supply voltage, and fop is the operating frequency. According to this formula, lowering VDD is the most effective way to reduce dynamic power consumption because it is proportional to the square of VDD. Lowering supply voltage is generally difficult because the propagation delay in CMOS gates increases. As described in [1] , delay in a CMOS gate can be approximated as: T VDVD (2) Tpd CX (VDD -Vth)c (2 where a is a technology dependent parameter with values between 1 and 2, and Vth is the threshold voltage. However, we show that dynamically reconfigurable processor architectures can take advantage of these effects to reduce dynamic power consumption.
Power consumption is an important factor in embedded system design. To keep such systems flexible, very often reconfigurable solutions are employed. Recently, a number of dynamically reconfigurable processors have appeared on the market [2] . Some of them, for example NEC's DRP [3] , can interchange their hardware configuration during runtime in less than a clock cycle to enable efficient reuse of resources. These hardware configurations, usually denoted as "hardware context", may vary in their execution time [4] . Similarly, different data paths within each context may execute in different time [5] .
In this work, we propose an architectural improvement on dynamically reconfigurable processors with multiple hardware contexts that allows to exploit the slack time between different operations to reduce the power consumption by executing the faster operations on lower voltage. To realize the proposed approach we extended a model for dynamically reconfigurable processor architectures with voltage islands. For that purpose we partitioned a processing element (PE) of this model into different voltage regions.
The remainder of this paper is organized as follows: in the next section, we present related work. In Section III, we discuss the underlying architecture model and necessary architectural features to support the dual-VDD approach. In Section IV, we present our experimental results. In the last section, we conclude our paper.
II. RELATED WORK
We distinguish different voltage scaling approaches by the granularity of the circuit components. In [6] [7] . Lackey et al. describe a system architecture and chip implementations methodology, that can be used to reduce power for Systemon-Chip (SoC) designs [8] .
In [4] , Amano et al. apply frequency scaling to exploit the slack time on dynamically reconfigurable processors to improve the performance. Although power consumption increases, the energy consumption decreases in this approach. The Synchroscalar array uses columns of processor tiles organized into statically-assigned frequency-voltage domains [9] . The values of frequency-voltage pairs are determined according to the slack time of the task running at the frequencyvoltage domain.
Our approach is similar to the CVS technique used at gate level. However, we apply that idea to the functional unit (FU) of dynamically reconfigurable processor architectures at operation level. These approaches have in common that they target power optimization by creating bounded regions for different voltages and that for each component of the system a suitable working voltage is determined. To the best of our knowledge, we are the first group applying voltage islands to dynamically reconfigurable processor architectures. In our approach no frequency adaption is necessary. Therefore, we improve power and energy consumption.
III. THE DUAL-VDD ARCHITECTURE MODEL To model a dual-VDD architecture, we use the CRC model (Configurable Reconfigurable Core) [10] that was developed to represent a wide range of dynamically reconfigurable processor architectures. The CRC model consists of an array of PEs as depicted in Fig. 1 . The operation of the FU as well as the multiplexers and the register banks are controlled by the outputs of a context memory. An entry of the context memory is selected at the beginning of each clock cycle by a finite state machine (FSM). Therefore the hardware context can be changed in each clock cycle. We denote this special kind of multi-context reconfiguration as "processor-like reconfiguration".
Similiar to the ADRES architecture [11] , the CRC model is an architecture template rather than a fixed architecture. To create instances of the CRC model, it is configured with a variety of parameters, e.g. the number of PEs or the number of contexts. For this contribution, we augmented the CRC model with dual-VDD capabilities as depicted in Fig. 2 .
We used a commercial tool targeting a 90 nm multi-voltage standard cell technology to synthesize and analyze the two different PE types considering the following design aspects.
The PE H type is much like the original processing element of the CRC model. Its functional unit is designed to operate in the same voltage level (1.0 V) as its neighboring elements within the PE. Therefore, no additional components such as level shifters are necessary. PE H is meant to execute operations in the critical path or operations that would violate our timing constraints if executed on lower voltage. The PE H type typically consumes more power, but it is faster.
The PE L type is a dual-voltage module where all the components are supplied with 1.0 V except the functional unit which is supplied with 0.7 V. We altered the design of the PE to accommodate a low voltage FU without violating the design timing constraints of the PE of PE H type. First, we redesigned the FU with a new supply voltage. The multiplier module was left out because it did not meet the timing constraints when executed in 0.7 V. Multiplication must then be always executed in the PE H type. Second, we built in a level shifter at the output of the functional unit. At this point, the signal voltage level must be converted back to 1.0 V in order to appropriately stimulate the register bank and output multiplexers. A level shifter preceding the input ports of the functional unit is not necessary because the higher voltage from the environment is already an adequate input stimulus for the FU modified circuit.
As a result of these modifications, PEB is functionally and structurally (except for the multiplier) equal to the PE H type. However, their circuit netlists differ from each other because the synthesis tool tries to keep the timing constraints while considering the new power supply conditions. These two PE types may now be used to compose dual voltage instances of the CRC array. The number and spatial distribution of each PE type is decided at the architecture design time. Such design decisions are highly dependent on the target application and its mapping strategy.
IV. EXPERIMENTAL RESULTS

A. Delay and Area
To present our results, we estimate the execution delay as indicated in Fig. 1 and Fig. 2 . This delay consists of the time for a given operation to be executed in the FU (tOp).
For PEs of PEB type, it must be considered that the delay also includes the time spent on the voltage level shifter (tLS). Table I compares the delay of the data path section composed of operation and level shifter delay on a PE of PE L type with the delay of operations running on the FU of PE H type. The state-reg column denotes the time from the rising clock edge until the result is available to be stored in one of the registers. The corresponding paths, being composed of the FSM, the context memory, and the operation, are subject to a timing constraint during synthesis.
For both PE types, a timing constraint of 3.75 ns was specified for synthesis. One can see that this timing constraint can be met for all operations executed on the PE of PE H type. As indicated in Table I , the multiply operation is the critical component and only this operation yields a violation of the timing constraint on the PE of PEB type. It is obvious that the multiplication is the slowest operation executed on the 
B. Power Estimation
The mapping of applications onto dynamically reconfigurable processor architectures can be done in different ways. To validate our approach and to obtain the power estimations, we mapped the luminance calculation (xy = (cl * xr + c2 * xg + c3 * xb + c4) >> c5) of the RGB to YIQ conversion from the Embedded Microprocessor Benchmark Consortium (www.eembc.org) Consumer Benchmark under two different mapping strategies.
1) Multi-context pipelined execution: For processor-like reconfigurable architectures, the 7 operations of the example can be distributed over 3 clock cycles on 3 FUs so that in each clock cycle exactly one multiplication is executed. The states resulting in this multi-context pipelined execution [12] are depicted in Fig. 3 MHz for both instances. All results are related to dynamic power consumption. We neglect leakage power, as it only amounts to 1-4% of dynamic power in our experiments. Fig. 4 presents the power results for PEs of PEl type compared to PEs of PE H type, executing the same operations. One can see that the power consumption of a FU of PEl type is reduced significantly compared to a FU of PE H type. As described before, the dual-VDD PEs need level shifters at the output of the FU. Thus, we have to add the power consumption of the level shifter to that of the FU. Nevertheless, the sum of the power consumption of these two components is reduced up to 24.4%. The power consumption of a PE of PE L type compared to a PE of PE H type is reduced up to 13.3% in this example. Table II summarizes the power results for the two architecture instances. The power consumption for the dual-VDD architecture instance is reduced by 5.6% compared to the single-VDD architecture instance executing the luminance calculation.
2) Chained execution: Similiar to NEC's DRP the CRC model allows to chain two or more data-dependent operations within one clock cycle. As depicted in Fig. 5 
